What's better than silicon-proven IP? Lab bench-proven!
The SoC industry depends upon the availability of validated IP. SoC designs require a huge investment, and assume the external IP that is licensed from outside parties satisfies all functional and electrical specifications. To support that requirement, IP providers typically pursue a strategy to demonstrate their designs are silicon-proven -- their IP is submitted as part of a pre-production shuttle tapeout to a specific foundry process node. The die from the shuttle wafer lots are returned, packaged, and the silicon IP is characterized. Yet, the question remains -- is the IP truly suitable for use across a broad set of customer SoC applications and product environments?
I recently had the opportunity to review this question with Abhijit Abhyankar, Vice President of Silicon Engineering at Flex Logix, Inc., providers of embedded FGPA (eFPGA) IP. For silicon validation, they have the added complexity that the end functional application is not fixed, but rather defined in the field.
We talked about some of the deficiencies commonly present in current silicon-proven IP methodologies.
To read the full article, click here
Related Semiconductor IP
- eFPGA
- eFPGA on GlobalFoundries GF12LP
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related Blogs
- Could "Less than Moore" be better to support Mobile segment explosion?
- Can "Less than Moore" FDSOI provides better ROI for Mobile IC?
- Is IP SoC 2018 Still Alive? Better than Ever!
- CXL Controller with Zero Latency IDE: You Can't Do Better Than Zero
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach