CXL Controller with Zero Latency IDE: You Can't Do Better Than Zero
October 7, 2021
The virtuous cycle of data holds that as volume increases, the value increases. More volume requires faster processing and faster links. More value demands that computing and connecting be secure. That’s why the Compute Express Link™ (CXL) standard specifies that its speedy links be protected by Integrity and Data Encryption (IDE). But if the implementation of IDE introduces latency overhead, then you’re operating at cross purposes where performance is sacrificed for security.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- How the CXL Standard Improves Latency in High-Performance Computing
- How CXL Is Improving Latency in High-Performance Computing
- Verification of Integrity and Data Encryption (IDE) for CXL Devices
- New CXL 3.1 Controller IP for Next-Generation Data Centers
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status