Is IP SoC 2018 Still Alive? Better than Ever!
The 21st IP-SoC Days conference will be held in Grenoble, France, on December 5-6, 2017. IP-SoC is now the unique IP centric conference, with presentations reflecting the complete IP ecosystem: IP suppliers and foundries, external IP or internal reuse managers. Look at the program, you will see the hot topics covered during the conference, like Security, AI and Safety, Edge Computing and IoT, new trends in IP (eFPGA, Analog IP reuse), IP tracking or IP management. And like a new mantra, low power and energy efficiency!
When I remember 5 years back, in 2013, IP-SoC was taking place in a large auditorium (for the keynotes and main sessions), plus a few rooms for the other sessions. The problem was that the auditorium was far to be full, and the attendees had the perception of a declining conference. We must insist on the word “perception”, and this perception was coming from the fact that the auditorium was just too large. Pr. Gabriele Saucier, founder of D&R and running IP-SoC, was cleaver enough to get the point and find the right solution. It was to organize IP-SoC in another place and make the conference more focused. Last year, the room was full and the audience very attentive.
It’s even more important for the IP ecosystem to rely on the IP-SoC days for networking when you hear the rumors about the DAC future! Don’t expect me to comment these rumors. Being part of the DAC IP Committee, it wouldn’t be wise, moreover, I don’t know the outcome about the next DAC.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- MSP7-32 MACsec IP core for FPGA or ASIC
- 100G / 200G / 400G / 800G / 1.6T MACsec
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- UHF RFID tag IP with 3.6kBit EEPROM and -18dBm sensitivity
Related Blogs
- Ethernet IP a game-changer for SOC (System-on-Chip) designers
- Understanding USB IP and Its Role in SOC Integration
- Smart Solutions for Standards-Compliant SoC and IP Development
- AI-Based Sequence Detection for IP and SoC Verification & Validation
Latest Blogs
- One Instruction Stream, Infinite Possibilities: The Cervell™ Approach to Reinventing the NPU
- Upgrade the Raspberry Pi for AI with a Neuromorphic Processor
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems