Industry's First Adopted VIP for PCIe 7.0
PCIe technology has evolved over three decades, marking its 30th anniversary with the unveiling of PCIe 7.0. This latest standard doubles IO bandwidth to 128GT/s, emphasizing low latency and high reliability while maintaining compatibility with previous generations. Key features on the physical layer include the adoption of PAM4 signaling, 1b/1b encoding, and a robust Forward Error Correction (FEC) mechanism same as PCIe 6.0.
Industry Adoption Trends
PCIe 7.0 is set to see rapid adoption, driven by its streamlined transition from PCIe 6.0. The market has already witnessed the release of PCIe 7.0 SerDes test chips and testing equipment following the introduction of PCIe 7.0 rev0.5 in February 2024. With PCIe 7.0 rev1.0 expected to be finalized by mid-2025, the standard is poised to meet the escalating bandwidth needs of AI/ML, Cloud, HPC, and other demanding applications.
To read the full article, click here
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics
- PCIe Spread Spectrum Clocking (SSC) for Verification Engineers
- Check Again: Cadence Announces Release of the First PCIe 5.0 VIP - With TripleCheck!
Latest Blogs
- A Comparison on Different AMBA 5 CHI Verification IPs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Accelerating Development Cycles and Scalable, High-Performance On-Device AI with New Arm Lumex CSS Platform
- Desktop-Quality Ray-Traced Gaming and Intelligent AI Performance on Mobile with New Arm Mali G1-Ultra GPU
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet