USB3, PCIe, DisplayPort Protocol Traffic Finding its Way Through USB4 Routers
USB4 can simultaneously tunnel USB3, PCIe and DisplayPort native protocol traffic through a hierarchy of USB4 routers. The key to tunneling of these protocols is routing table programmed at each ingress adapter. An entry of a routing table maps an incoming HopID, called Input/Ingress HopID to a corresponding pair of Output/Egress Adapter and Egress/Output HopID.
The responsibility of programming routing tables lies with the Connection Manager. Connection Manager, having the complete view of the hierarchy of the routers, programs the routing tables at all relevant adapter ports. Accordingly, the USB3, PCIe and DisplayPort protocol tunneled packets are routed, and reach their respective intended destinations.
The diagrammatic representation below is an example of tunneling of USB3 protocol traffic from USB4 Host Router to USB4 Peripheral Device Router through a USB4 Hub Router. The path from USB3 Host to USB3 Device is depicted by routing tables indicated at A -> B -> C -> D, and the one from USB3 Device to USB3 Host by routing tables indicated at E -> F -> G -> H . Note that the Input HopID from and Output HopID to all three protocol adapters for USB3, PCIe and DisplayPort Aux traffic, are fixed as 8, and for DisplayPort Main Link traffic are fixed as 9.
Related Semiconductor IP
- USB4 VIP
- USB4 v2.0 Verification IP
- Simulation VIP for USB4
- PCIe Controller for USB4 with AXI
- PCIe Controller for USB4
Related Blogs
- 1, 2, 3, 4, 5... It's Official, PCIe 5.0 is Announced
- PCIe Gen 4: It's Official, We're Compliant
- The Link Between Cars and Smartphones: How MIPI Protocol IP Is Helping the Auto Industry Shape Its Future
- Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation Technique
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!