The USB4 Gen3x2 transceiver IP provides a complete range of USB4 Gen3x2 host and peripheral applications up to 40Gbps. It is compliant with the PIPE5.0 and UTMI+ specifications. The USB4 IP integrates high-speed mixed-signal circuits to support USB4 Gen3/Gen2/Gen1, USB 3.2 Gen2/Gen1 traffic. And could be backward compatible with USB 2.0/eUSB2 circuits. (480Mbps high-speed, 12Mbps full-speed, and 1.5Mbps low-speed data rates)
USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Overview
Key Features
- Compliant to USB4 Gen3(20G) / Gen2(10G)
- Support USB4 Gen3 PIPE SerDes (128b/132b) coding
- Support USB4 Gen2 PIPE SerDes (64b/66b) coding
- Support PIPE USB3.2 Gen2 (128b/132b) coding
- Support PIPE USB3.2 Gen1 (8b/10b) coding
- Extra Sideband/CC Channel to manage the link.
- Support both host and device features with type-C connector
Block Diagram
Technical Specifications
Foundry, Node
TSMC N5
TSMC
Pre-Silicon:
5nm
Related IPs
- USB4 Gen3 x2-lane PHY, TSMC N7, 1.8V or 1.2V, N/S orientation, type-C
- USB4 Gen3 x2-lane PHY, TSMC N6, 1.8V or 1.2V, N/S orientation, type-C
- USB4 Gen3 x2-lane PHY, TSMC 12FFC, 1.8V, N/S orientation, type-C
- Die-to-Die, 112G Ultra-Extra Short Reach PHY Ported to TSMC N5 X8, North/South (vertical) poly orientation
- HBM3 Solution enabling access to HBM3 Controller and HBM3 PHY in TSMC N5 1.2V
- HBM3 PHY - TSMC N5 1.2V