Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation Technique
October 19, 2022
An Alternate Protocol negotiation (APN) can be understood as a non-PCIe protocol that makes use of the PCIe PHY layer. It may be chosen to run the PCIe protocol in addition to one or multiple alternate protocols in the alternate protocol mode. This is negotiated by the link partners during Configuration LTSSM states while communicating their own capabilities with each other. For the CXL protocol, the same outline is utilized to bring the link up in CXL mode.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
- PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
- PCIe Switch Verification IP
- PCIe Gen 6 Verification IP
- PCIe Gen 5 Verification IP
Related Blogs
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
- Optimizing AI models for Arm Ethos-U NPUs using the NVIDIA TAO Toolkit
- The Evolving Role of Layout-Versus-Schematic (LVS) Checking for Modern SoCs
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms