Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation Technique
An Alternate Protocol negotiation (APN) can be understood as a non-PCIe protocol that makes use of the PCIe PHY layer. It may be chosen to run the PCIe protocol in addition to one or multiple alternate protocols in the alternate protocol mode. This is negotiated by the link partners during Configuration LTSSM states while communicating their own capabilities with each other. For the CXL protocol, the same outline is utilized to bring the link up in CXL mode.
To read the full article, click here
Related Semiconductor IP
- PCIe Gen 7 Verification IP
- PCIe Gen 6 Phy
- PCIe Gen 6 controller IP
- PCIe Gen 5 - Validates high-speed designs, ensuring compliance and error-free performance
- PCIe Gen 4 - Enables high-speed verification, error handling, and protocol compliance
Related Blogs
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
- Optimizing AI models for Arm Ethos-U NPUs using the NVIDIA TAO Toolkit
- The Evolving Role of Layout-Versus-Schematic (LVS) Checking for Modern SoCs
Latest Blogs
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA
- Design IP Market Increased by All-time-high: 20% in 2024!