Leveraging the PCIe for CXL Mode Link Up Using Alternate Protocol Negotiation Technique
October 19, 2022
An Alternate Protocol negotiation (APN) can be understood as a non-PCIe protocol that makes use of the PCIe PHY layer. It may be chosen to run the PCIe protocol in addition to one or multiple alternate protocols in the alternate protocol mode. This is negotiated by the link partners during Configuration LTSSM states while communicating their own capabilities with each other. For the CXL protocol, the same outline is utilized to bring the link up in CXL mode.
To read the full article, click here
Related Semiconductor IP
- PCIe 2.0 PHY, UMC 40LP, x1
- PCIe 2.0 PHY, UMC 40LP x4, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 40LP x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x2, North/South (vertical) poly orientation
- PCIe 2.0 PHY, UMC 28HPC+ x1, North/South (vertical) poly orientation
Related Blogs
- Addressing Heterogenous Verification and Validation Requirements for Compute Express Link (CXL) Designs Using Synopsys Protocol Continuum
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
- Synopsys CXL Protocol Verification Solutions Proven with Real World Vendor Devices at the CXL Compliance Test Event
- PCIe 5.0 Equalization Modes: Reducing Link Bring-Up Time
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview