Big Innovations Double the Data Rate to 64 GT/s with PCIe 6.0
PCI Express® (PCIe®) has been on a tear, doubling the data rate with each new generation in response to the torrid rise in data traffic and the needs of advanced workloads. But raising signaling rates gets harder and harder with each doubling. That’s why with PCIe 6.0, we have some of the most dramatic changes yet seen in the standard to enable the jump to 64 GT/s.
First and foremost among the changes is the shift to PAM4 (“Pulse Amplitude Modulation with four levels”) signaling. PAM4 combines two bits per clock cycle for four amplitude levels (00, 01, 10, 11) vs. PCIe 5.0, and earlier generations, which used NRZ modulation with one bit per clock cycle and two amplitude levels (0, 1).
There are always tradeoffs, however, and the transition to PAM4 signal encoding introduces a significantly higher Bit Error Rate (BER) vs. NRZ. This prompted the adoption of a Forward Error Correction (FEC) mechanism to mitigate the higher error rate inherent in PAM4. PCIe 6.0 adopts an FEC that is sufficiently lightweight to have minimal impact on latency.
To read the full article, click here
Related Semiconductor IP
- 1 to 64 Gbps PCI-Express (PCIe) 6.0 and CXL 3.0 PHY
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 / CXL 3.0 PHY & Controller
- PCIe 6.0 Retimer Controller with CXL Support
- PHY for PCIe 6.0 and CXL
Related Blogs
- Boosting Data Center Performance to the Next Level with PCIe 6.0 & CXL 3.0
- Streamline PCIe 6.0 Switch Design with Effective Verification Strategies
- Synopsys and Alchip Collaborate to Streamline the Path to Multi-die Success with Soft Chiplets
- Imec and Synopsys Lower the Barriers to 2nm Technology With New Pathfinding Design Kit
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power