The need for a holistic approach to safety and security
No one knows Murphy’s Law of “anything that can go wrong, will go wrong” better than automotive OEMs, who must always deliver safe vehicles, addressing risk of harm due to malfunctioning behavior. But with connected cars, there is a new “law” to consider that is equally important: Satan’s Law, which has a historic meaning, in that one should not let ignorance be the exploitation of evil . Semiconductors are increasingly defining the differentiation of vehicles, therefore you must now also assume that any malicious player may want to exploit them to hack your vehicle. What we are doing at Codasip is taking this concept to the next level by fusing safety (Murphy’s Law) with security (Satan’s Law) as the way to build our safe and secure RISC-V processors.
Of course, as the leader in custom compute, all our safe and secure RISC-V IP products allow customers to optimize them and design them for differentiation. Indeed, we believe wholeheartedly that the future for innovative automotive OEMs, is only possible by embracing custom compute. Simply using off-the-shelf processor cores will result in products looking like their competition.
Would you want to be safe, but not secure? Or secure but not safe?
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- Develop Software for the Cortex-M Security Extensions Using Arm DS and Arm GNU Toolchain
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA