Synopsys' EM5D and EM7D Processor Cores: The ARC Architecture Gains DSP Capabilities
Although the ARC brand has kept a relatively low profile since being acquired by Synopsys in 2009, Synopsys reports that the ARC family of licensable cores are on track to ship more than 1.5 billion units this year. Until recently, ARC's offerings were "vanilla" Harvard architecture CPUs with no DSP-optimized features. That's all changed with the latest EM5D and EM7D (the "D" standing for "DSP"), the first two members of the EM DSP family, which were introduced in late May and are generally available for licensing and implementations beginning this month.
ARC's DSP embrace is the result of two primary factors: evolving market requirements, and Synopsys' deep R&D pockets. As the April 2014 edition of InsideDSP noted, the ARC processor core came into the Synopsys fold via a multi-step process; ARC International was first acquired by Virage Logic in 2008, with Synopsys subsequently purchasing Virage Logic one year later. And, as that same InsideDSP article also noted, ARC isn't the only processor suite in Synopsys' product line; fully custom processor offerings are also available via Processor Designer (obtained via the 2012 acquisition of CoWare) and through the custom processor tool flow recently acquired in Synopsys' purchase of Target Compiler Technologies.
To read the full article, click here
Related Semiconductor IP
- Neuromorphic Processor IP
- Flexible Pixel Processor Video IP
- Neural Video Processor IP
- GPNPU Processor IP - 32 to 864TOPs
- ECC7 Elliptic Curve Processor for Prime NIST Curves
Related Blogs
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
- Understanding the Performance of Processor IP Cores
- Securing IoT Devices and Their Connectivity with All-in-One Synopsys and G+D Solution
- Synopsys and Arm Collaboration - Accelerating Development and Innovation for Arm-based Automotive Systems
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring