Source of IP: Silicon foundries provides 18% of Design IP blocks, IP vendors only 16% to Fabless
Thanks to the Semiconductor Ecosystem Survey from GSA-Wharton and the key indicators of semiconductor companies’ technology strategies related to IP:
- IP Reuse: On average, a fabless semiconductor company reuses about 63% of design IP in the revision of an existing product design and about 44% in a new product design.
- Source of IP: Silicon foundries are becoming an important source of design IP for fabless companies in addition to third-party IP firms. On average, 18% of design IP blocks are from the foundry's portfolio/library, followed by 16% for third-party licensing firms.
The other key indicators are about differentiation and time-to-market. Let’s make some comments. First of all, as I am focusing on IP… I am happy, as the report clearly links IP as one of the major source of innovation. But, when I think to my blogger colleagues who’s focus is on EDA (namely, Dan Nenni, Daniel Payne and Paul McLellan), I think they have good reasons to be disappointed, as within the 26 pages you will never found the mention of EDA. The report is dealing about “Innovation”, “partners” and “ecosystem”, referring to the fables companies, so –intentionally or not- deciding to omit EDA companies in the ecosystem looks strange to me… Let’s come back to IP. The number of design IP blocks coming from foundries (18%) is higher than these coming from the IP vendors (16%). Is it a surprise? No, as when looking at the list of IP offered by the major foundries, you realize that this list is pretty long, even if we can qualify these IP as commodities in most of the cases. Yes if you consider the large number of IP vendors (more than 460 listed on D&R).
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related Blogs
- Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
- Driving Connectivity and Communication Exploring the Synergy of CAN XL and Ethernet IP in Automotive Applications
- Unlocking the Power of NAND ONFI Controller IP
- Navigating the challenges of manual IP design migrations
Latest Blogs
- lowRISC Tackles Post-Quantum Cryptography Challenges through Research Collaborations
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- Programmable Hardware Delivers 10,000X Improvement in Verification Speed over Software for Forward Error Correction
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
- Introducing Mi-V RV32 v4.0 Soft Processor: Enhanced RISC-V Power