Rare earth syndrome: PHY IP analogy
April 4, 2013
If you ask to IP vendors selling functions, PHY or Controller, supporting Interface based protocols which part is the master piece, the controller IP only vendors will answer: certainly my digital block, look how complex it has to be to support the transport and logical part of the protocol! Just think about the PCI Express gen-3 specification, counting over 1000 pages... Obviously, the PHY IP vendor will claim to procure the essential piece: if the PHY does not work 100% according with the specification, nothing works! Now, would you ask me to answer this question, I will reply… by a question: do you know anything about the rare earth element case?
To read the full article, click here
Related Semiconductor IP
- PCI Express PHY
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.13um HS/FSG process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PIPE PHY Transceiver
Related Blogs
- 4nm 112G-ELR SerDes PHY IP
- Enabling the Global 800G Ecosystem with 112G Ethernet PHY IP
- The Road to Innovation with Synopsys 224G PHY IP From Silicon to Scale: Synopsys 224G PHY Enables Next Gen Scaling Networks
- Arasan’s xSPI/eMMC5.1 PHY: Unified Dual-Mode Physical Layer IP
Latest Blogs
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3