Rare earth syndrome: PHY IP analogy
April 4, 2013
If you ask to IP vendors selling functions, PHY or Controller, supporting Interface based protocols which part is the master piece, the controller IP only vendors will answer: certainly my digital block, look how complex it has to be to support the transport and logical part of the protocol! Just think about the PCI Express gen-3 specification, counting over 1000 pages... Obviously, the PHY IP vendor will claim to procure the essential piece: if the PHY does not work 100% according with the specification, nothing works! Now, would you ask me to answer this question, I will reply… by a question: do you know anything about the rare earth element case?
To read the full article, click here
Related Semiconductor IP
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.13um HS/FSG process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- PCI Express 4.0 PHY
Related Blogs
- How to Verify Complex PIPE Interface Based PHY Designs?
- Synopsys Accelerates Multi-Die System Designs With Successful UCIe PHY IP Tape-Out on TSMC N3E Process
- 4nm 112G-ELR SerDes PHY IP
- Enabling the Global 800G Ecosystem with 112G Ethernet PHY IP
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA