4nm 112G-ELR SerDes PHY IP
That's a lot of buzzwords! I assume you already know that SerDes stands for serializer-deserializer. It is an IP block that takes parallel data from buses on the chip and transforms it into a very high-frequency serial signal. In this case, the signal is 112 billion cycles per second, or 112G. The deserializer does the opposite, receiving a very fast signal on a single pin, and transforming it into parallel data on the chip. The transmission (serializer) side is the simpler of the two. The big complexity on the receive side is that there is no explicit clock, it has to be recreated from the data. Since there may be a lot of distortion on the channel (the electrical connection between the serializer on one chip and the deserializer on the other (or to the optical converter) aggressive equalization is required. If you actually see the signal before equalization, it seems amazing that this approach actually works.
To read the full article, click here
Related Semiconductor IP
- 1.8V general purpose I/O for 4nm FinFET
- Ultra-Low-Power Bandgap Voltage Reference in TSMC 4nm CMOS
- TSMC CLN4PLVT 4nm Ultra PLL - 15MHz-3000MHz
- TSMC CLN4P 4nm Ultra PLL - 15MHz-3000MHz
- TSMC CLN4PLVT 4nm Spread Spectrum PLL - 262MHz-1310MHz
Related Blogs
- Cadence Demonstrates 112G-ELR SerDes IP on TSMC's 3nm Process Technology
- 16Gbps SerDes Multiprotocol Multilink PHY IP
- New 16Gbps Multi-link, Multi-protocol SerDes PHY Enhances Datacenter Connectivity
- Rambus showcases 56G Multi-Protocol SerDes (MPS) PHY at the Samsung Foundry Forum
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview