R&D predictability: The path to profitability
Poor schedule predictability of IC development projects is the Achilles heel of semiconductor companies. It manifests itself as high schedule slip and is among the most important R&D metrics, measuring how well project schedules reflect reality. Most don't.
Companies traditionally view schedule slip not as a result of faulty project plans, but rather as a consequence of unforeseeable perturbations occurring during the development process. The picture is incomplete and inaccurate. Slip must also be viewed through the project planning lens, because many events labeled as unforeseeable can be fully contemplated in the project plan with proper modeling. The payoff is big—reliable plans, which is the path to profitability.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related Blogs
- Throughput, not productivity, is what matters
- The most important R&D performance metrics
- Optimal team sizes for chip projects
- The politics of productivity
Latest Blogs
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4
- Unleash Real-Time LiDAR Intelligence with Akida On-Chip AI
- Ceva Advancing Real-Time AI with Transformers and Intelligent Quantization
- X100 - Securing the System - RISC-V AI at the Edge
- Why Anti-tamper Sensors Matter: Agile Analog and Rambus Deliver Comprehensive Security Solution