Optimal team sizes for chip projects
What's the optimal team size for a given IC design project? It's a question I hear often from engineering managers and senior executives. What they're actually asking is whether they're over-staffing projects and therefore wasting resources. Implicitly, they're also asking "what's the fewest number of engineers I can put on a given project and still finish on time?" They're important questions directly impacting R&D ROI.
Projects demand a threshold number of engineers to meet schedule targets. Yet, there's a point at which adding resources yields little, if any, additional development throughput—
the exception is when a project desperately needs a particular kind of expertise or specialist. Although most R&D organizations lack the infrastructure to reliably quantify the number of engineers a project needs (which is why many miss schedule), managers instinctively know there is a point of diminishing return. Additional staffing increases overhead, including communication, coordination and consensus-building. That bleeds development time, lowering average productivity among team members. Each additional resource reduces team productivity—throughput increases, but the issue is by how much?
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related Blogs
- Synopsys and Intel Team Up on the First UCIe-Connected Chiplet-Based Test Chip
- Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
- SLM Solutions for Mission-Critical Aerospace and Government Chip Designs
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring