Rambus Achieves PCI Express® (PCIe®) 5.0 Compliance for PCIe 5.0 Controller IP and Inspector PCIe 5.0 Interposer with Diagnostic IP
October 4, 2022
What products achieved PCIe 5.0 compliance?
At the most recent PCI-SIG® Compliance Workshop held in Burlingame, CA, Rambus achieved PCIe 5.0 compliance for two products:
- PCIe 5.0 Controller IP, which is fully backward compatible to PCIe 4.0 and PCIe 3.1/3.0. It was certified at PCIe 5.0 x4 operating at 32 GT/s as an Endpoint controller on an Xilinx® Virtex® Ultrascale+™ FPGA.
- Inspector (4854) for PCIe 5.0, an interposer card for diagnostic testing, exercising and debug of PCIe devices providing PCIe 4.0 x8 16 GT/s to PCIe 5.0 x4 32 GT/s with diagnostic IP. The platform includes a PCIe 5.0 x4 Host and PCIe 5.0 capable soft switch IP.
Both products are now included on the PCI-SIG Integrators List. This list includes all products that have successfully completed the rigorous testing procedures of the Compliance Workshop.
Related Semiconductor IP
- PCIe 5.0 PHY, NCS, TSMC N7 x1, North/South (vertical) poly orientation
- PCIe 5.0 PHY NCS, TSMC N7 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x6, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x4, North/South (vertical) poly orientation
- PCIe 5.0 PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related Blogs
- Complete Interface Solution for PCI Express 5.0 Launched
- PCIe 5.0 Controller IP on FPGAs: Current and Future Use Cases
- PCIE 6.0 vs 5.0 - All you need to know
- Synopsys IP Passes PCIe 5.0 Compliance and Makes Integrators List
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?