MIPI UniPro: Comprehensive Verification Checklist
We at Arrow Devices are committed to help developers build happy and robust standard interface IP. We are starting with MIPI UniPro today.
As part of this initiative we have prepared the following actionable questionnaire and downloadable test plan that lists more than 600 test cases. All it takes is to answer the questionnaire and follow it up with five steps action plan of cross-referencing your verification plan with the test plan provided. The intent is to get to a single number (Verifcation Score), that will enable Managers, Technical leads, Verification engineers and those paranoid finger crossed designers to evaluate the strength of their verification plan. There by helping reduce the risk of new designs and increase the robustness of existing designs, by ensuring that none of the key items are missed.
Following verification checklist has been prepared for the MIPI UniPro Specification version 1.41. MIPI UniPro stack has 4 layers. Each layer requires its own verification strategy, which involves choosing the right combination of directed test cases and constrained random test cases. The following sections describe the verification strategy and focus areas for each layer.
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
Related Blogs
- MIPI UniPro through eyes of PCI Express
- MIPI Unipro Transport Layer (L4) - An Introduction
- Technical Comparison: MIPI UniPro 1.6 vs MIPI UniPro 1.41
- Specification Ambiguities of MIPI UniPro v1.41 clarified in MIPI UniPro v1.6
Latest Blogs
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
- Accelerate Automotive System Design with Cadence AI-Driven DSPs
- What Makes FPGA Architecture Ideal for Ultra-Low-Latency Systems?
- Introducing agileSecure anti-tamper security portfolio