Last VIP News of 2014
It’s likely that most of the current Semiwiki readers didn’t read this article posted in 2011, comparing Cadence and Synopsys with the Soviet Union and the USA, sharing the world in 1944 during the Yalta Conference. I was explaining in my post that Synopsys’s strong influence was on Design IP when Cadence’s preferred domain was on Verification IP. A kind of “Yalta effect” applied to the electronic design area (not to world regions!). If you missed this article, don’t worry as the content is no more relevant! Synopsys is still dominant in the IP business when excluding the large processor IP core segment (with $342 million revenues in 2013), but the company is also massively investing the VIP business, as we can see on the table below. To be fair, I must say that Cadence is also playing in Synopsys’s garden, investing in the Design IP business. But let’s take a look at the latest VIP news
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- Industry Leaders Discuss "Overcoming the Challenges of Multi-die Systems Verification"
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Cowan's LRA model: Actual July 2010 global semicon sales $24.57bn; down 9.5 percent from last month (June)
- Intel Proves Last Year's Conventional Wisdom Wrong
Latest Blogs
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
- UA Link PCS customizations from 800GBASE-R Ethernet PCS Clause 172