How to Reduce Memory Model Debug Time
September 27, 2019
Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?
At some point, you have most likely faced one of the following challenges while debugging a memory model (Timing Issues, Log Messages, Bank Stats, Layered Debug, etc..)
Synopsys Memory Model (VIP), together with Verdi increases your overall debugging productivity. Below are examples of how the tightly coupled debug solution will help to address some of the pain points:
To read the full article, click here
Related Semiconductor IP
- UALinkSec Security Module
- PUF-based Post-Quantum Cryptography (PQC) Solution
- OPEN Alliance TC14 10BASE-T1S Topology Discovery IP
- HBM4 PHY IP
- 10-bit SAR ADC - XFAB XT018
Related Blogs
- Reduce Protocol Debug Time with Memory VIP
- Simplifying Debug of Memory Models
- How to Get Started with Model-Based Systems Engineering
- Buying DDRn Controller IP AND Memory Model to the same IP vendor gives real TTM advantage
Latest Blogs
- SATCOM Adopting 3GPP Standards: From Proprietary Silos to Global Scale
- Securing AI at Its Core: Why Protection Must Start at the Silicon Level
- Saving Time and Increasing Design Accuracy with System Verilog Assertions
- Open Source Correctness Proof for Ibex
- Epson Achieves 50% Energy Efficiency with QuickLogic eFPGA