How to Reduce Memory Model Debug Time
September 27, 2019
Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?
At some point, you have most likely faced one of the following challenges while debugging a memory model (Timing Issues, Log Messages, Bank Stats, Layered Debug, etc..)
Synopsys Memory Model (VIP), together with Verdi increases your overall debugging productivity. Below are examples of how the tightly coupled debug solution will help to address some of the pain points:
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related Blogs
- Reduce Protocol Debug Time with Memory VIP
- Simplifying Debug of Memory Models
- How to Get Started with Model-Based Systems Engineering
- Buying DDRn Controller IP AND Memory Model to the same IP vendor gives real TTM advantage
Latest Blogs
- Imagination Demonstrates DirectX Gaming on D-Series GPUs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security