Reduce Protocol Debug Time with Memory VIP
September 23, 2019
Looking for ways to reduce debug cycles to quickly root cause the issues in your Memory Controller/PHY and Subsystem Verification Project?
If you have not already deployed Protocol Aware Debug capabilities, learn why these are recommended…
Key attributes of the Memory Protocol Aware Debug flow:
- Protocol-centric debug enables user to quickly understand protocol activity, identify bottlenecks and quickly find and debug unexpected behavior
- Error, warning and messaging annotation within the protocol view to quickly root cause
- Graphical view of transaction, bank states, memory content, and handshaking with immediate access to context specific detailed information
- Lock-step linking to simulator-trace views (waveforms) enabling easy debug at any level of abstraction
Synopsys Memory VIP supports the latest ratified and draft specifications from standards organizations such as JEDEC (for DDR5, LPDDR5, DFI 5.0, HBM3, GDDR6, and NVDIMM-P/N), ONFi, SD, and SPI along with native integration and optimizations with our VCS and Verdi tools.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- How to Reduce Memory Model Debug Time
- Interactive Debugging: Reduce Your Simulation Debug Turn-Around-Time
- Accelerate Debug Productivity of Complex Serial Protocols
- Accelerate Debug Productivity of Complex Serial Protocols
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing