How Synopsys and NVIDIA Are Accelerating Semiconductor Scaling in the AI Age
For decades, the task of creating masks for the manufacturing process has been an integral part of semiconductor manufacturing. As we move to more advanced nodes like 5nm, 3nm to 2nm, accelerating computational lithography turnaround time is instrumental in getting the chips fabricated efficiently in semiconductor manufacturing companies. Synopsys has been a pioneer in this area with advanced techniques to accelerate distributed processing in areas like supercomputers.
Our latest collaboration with NVIDIA to run Synopsys Proteus Optical Proximity Correction (OPC) software on the NVIDIA cuLitho software library is just one example of how we are providing another powerful way to accelerate that process on GPUs, taking it from weeks to days.
What this means for foundries and customers using these solutions is substantially faster turnaround times to develop chips on increasingly smaller process nodes. “As applications such as AI and machine learning drive the demand for greater density from smaller chips, lithography processes need a substantial speed boost to keep up with the pace of innovation,” said Vivek Singh, vice president, Advanced Technology Group, NVIDIA. “By collaborating with Synopsys, we are accelerating the massive computational workloads that currently consume tens of billions of CPU hours every year, enabling the creation of new lithography solutions and more predictability in future semiconductor technologies.”
Read on to learn more about why this collaboration is good news for semiconductor scaling—and every application demanding more performance from smaller footprints.
To read the full article, click here
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
Related Blogs
- Analog Design and Layout Migration automation in the AI era
- Arm in the agentic era: Scaling the converged AI data center
- How Chip Startups Are Changing the Way Chips Are Designed
- The Integrated Design Challenge: Developing Chip, Software, and System in Unison
Latest Blogs
- Satellite communications are no longer as secure as assumed
- Why Hardware Monitoring Needs Infrastructure, Not Just Sensors
- Why Post-Quantum Cryptography Doesn’t Replace Classical Cryptography
- The Silent Guardian of AI Compute - PUFrt Unifies Hardware Security and Memory Repair to Build the Trust Foundation for AI Factories
- Heterogeneous NPU Data Movement Tax: Intel's Own Slides Tell the Story