How Collaboration Will Accelerate Adoption of Multi-Die Systems
Welcome to the wonderfully complex and rich world of multi-die systems. Breaking free from the monolithic SoC mold, multi-die systems integrate heterogeneous dies into a single package. This relatively new architecture is steadily transforming the semiconductor industry by allowing chip designers to reach new heights of functionality with higher compute power and the ability to reuse proven dies, enabling more powerful systems in phones, computers, and even self-driving cars. However, with rapid advancement comes challenges, many of which were discussed at last month’s Accelerating Mainstream Adoption of Multi-Die Systems panel discussion, hosted by Synopsys.
This virtual event brought together Murat Becer, vice president of research and development at Ansys, Inc.; Michael Schaffert, senior vice president at Bosch; Cheolmin Park, corporate vice president at Samsung; Lalitha Immaneni, vice president of architecture, design, and technology solutions at Intel; and Shekhar Kapoor, senior director of product line management at Synopsys. The panel was moderated by Marco Chiapetta, co-founder and principal analyst at HotTech Vision and Analysis, and touched on the current state of multi-die system design, its applications, and the industry’s expectations for multi-die system adoption.
Read on for highlights from the panel and insights into why industry leaders believe collaboration is critical to accelerating the adoption of multi-die systems.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- How Multi-Die Systems Create New Business Opportunities for Semiconductor Companies
- New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
- New Distributed Simulation Technology for Faster Simulation of Multi-Die Systems
- Five Key Techniques to Accelerate Software Bring-Up for Multi-Die Systems
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?