FPGA Chiplets Get a Power and Cost Makeover Thanks to New Partnership
QuickLogic and YorChip have formed a strategic partnership to develop Low-Power, Low-Cost UCIe FPGA Chiplets. These chiplets are optimized for low power consumption and low cost, opening new possibilities for a wide range of applications, including the fast-growing edge IoT and AI/ML markets.
What is UCIe?
UCIe (Unified Chiplet Interconnect Express) is an open standard for connecting small, modular blocks of silicon called chiplets. Monolithic chips, which are large and complex, are becoming increasingly difficult and expensive to design and manufacture. UCIe addresses this challenge by providing a standard way to connect chiplets. This makes it easier to design and manufacture chiplets and ensures that they can be easily interconnected with each other.
Why is this partnership important?
This partnership is important because it brings together two companies in the FPGA and chiplet industries. QuickLogic is a pioneer in the development of embedded FPGA (eFPGA) IP, and YorChip is a developer of UCIe-compatible IP. The combination of these two companies' expertise will create a powerful platform for the development of low-power, low-cost FPGA chiplets.
What are the benefits of FPGA chiplets?
FPGA chiplets offer a number of benefits over traditional FPGAs, including:
- Smaller size and lower power consumption
- Increased flexibility and modularity
- Faster time to market
- Lower development costs
What are the target markets for FPGA chiplets?
The target markets for FPGA chiplets include:
- Edge IoT
- AI/ML
- Automotive
- Defense
- Aerospace
- Industrial
- Medical
What is the future of FPGA chiplets?
The future of FPGA chiplets is bright. The growing demand for low-power, high-performance computing is driving the adoption of chiplets in a variety of applications. FPGA chiplets are well-positioned to capitalize on this growth, and the QuickLogic and YorChip partnership is a major step forward in the development of this technology.
Related Semiconductor IP
- AXI-S Protocol Layer for UCIe
- UCIe PHY (Die-to-Die) IP
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
- UCIe D2D Adapter
- UCIe Die-to-Die Chiplet Controller
Related Blogs
- 3 steps to shrinking your code size, your costs, and your power consumption
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
Latest Blogs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security
- Last-level cache has become a critical SoC design element