FPGA Chiplets Get a Power and Cost Makeover Thanks to New Partnership
QuickLogic and YorChip have formed a strategic partnership to develop Low-Power, Low-Cost UCIe FPGA Chiplets. These chiplets are optimized for low power consumption and low cost, opening new possibilities for a wide range of applications, including the fast-growing edge IoT and AI/ML markets.
What is UCIe?
UCIe (Unified Chiplet Interconnect Express) is an open standard for connecting small, modular blocks of silicon called chiplets. Monolithic chips, which are large and complex, are becoming increasingly difficult and expensive to design and manufacture. UCIe addresses this challenge by providing a standard way to connect chiplets. This makes it easier to design and manufacture chiplets and ensures that they can be easily interconnected with each other.
Why is this partnership important?
This partnership is important because it brings together two companies in the FPGA and chiplet industries. QuickLogic is a pioneer in the development of embedded FPGA (eFPGA) IP, and YorChip is a developer of UCIe-compatible IP. The combination of these two companies' expertise will create a powerful platform for the development of low-power, low-cost FPGA chiplets.
What are the benefits of FPGA chiplets?
FPGA chiplets offer a number of benefits over traditional FPGAs, including:
- Smaller size and lower power consumption
- Increased flexibility and modularity
- Faster time to market
- Lower development costs
What are the target markets for FPGA chiplets?
The target markets for FPGA chiplets include:
- Edge IoT
- AI/ML
- Automotive
- Defense
- Aerospace
- Industrial
- Medical
What is the future of FPGA chiplets?
The future of FPGA chiplets is bright. The growing demand for low-power, high-performance computing is driving the adoption of chiplets in a variety of applications. FPGA chiplets are well-positioned to capitalize on this growth, and the QuickLogic and YorChip partnership is a major step forward in the development of this technology.
Related Semiconductor IP
- UCIe Die-to-Die Chiplet Controller
- UCIe Controller baseline for Streaming Protocols
- UCIe based 8-bit 48-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- UCIe based 12-bit 12-Gsps Transceiver (ADC/DAC/PLL/UCIe)
- D2D UCIe
Related Blogs
- Want to Mix and Match Dies in a Single Package? UCIe Can Get You There
- 3 steps to shrinking your code size, your costs, and your power consumption
- FPGA Insights and Trends 2023: Unleashing the Power of FPGA
- Functional, Fast, and Ultra-Low Power: A Live Look at Weebit's Second IP Module
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?