EDA: Not Like Semiconductor Equipment
It was SEMICON China last week, and I've written a couple of posts about it this week. Talking about semiconductor manufacturing equipment a lot recently reminded me of a friend who used to work in the semiconductor equipment industry (and I did some consulting for him years ago). When I was having lunch with him, we got to discussing why EDA and semiconductor equipment sales processes are so different.
At first glance, there are a lot of parallels between semiconductor equipment and EDA. Most notably: many of the same customers, the same technology treadmill, and a small number of large suppliers. There is also not a huge amount of differentiation in the product offerings, at least in terms that are easily assessed by the customer. To a first approximation, all plasma etchers etch, and all Verilog simulators simulate Verilog. A better assessment requires deciding more precisely what you want to do, and then running detailed tests.
But there are also big differences, the two big ones being lead time and cost.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
- Traditional Model of Funding Semiconductor Equipment is Broken?
- Special Report: Buying And Selling EDA Companies
- When Is a Subsystem Not Like an IP?
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform