What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
Last night, half a dozen ICCAD panelists attacked the topic “2020 Vision: What the recent history of EDA will look like in nine years.” That’s such a convoluted and hard-to-parse title that the panelists chose to discuss the state of the industry in the year 2020 instead. There were a lot of really interesting opinions and even a few surprise prognostications.
Patrick Groeneveld went first. Patrick is Magma’s Chief Technologist and he’s the General Chair for DAC 2012. He’s also been a full professor of electrical engineering at the Eindhoven University of Technology. I’ve known Patrick long enough to put a lot of faith in his underlying understanding of chip design and EDA. So when he delivered his assessment of the industry, I paid attention.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- Design IP Sales Grew 20.2% in 2022 after 19.4% in 2021 and 16.7% in 2020!
- What Does the Future Hold for AI in Chip Design?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms