What will EDA and chip design look like in the year 2020? Prognostications from the ICCAD panel
Last night, half a dozen ICCAD panelists attacked the topic “2020 Vision: What the recent history of EDA will look like in nine years.” That’s such a convoluted and hard-to-parse title that the panelists chose to discuss the state of the industry in the year 2020 instead. There were a lot of really interesting opinions and even a few surprise prognostications.
Patrick Groeneveld went first. Patrick is Magma’s Chief Technologist and he’s the General Chair for DAC 2012. He’s also been a full professor of electrical engineering at the Eindhoven University of Technology. I’ve known Patrick long enough to put a lot of faith in his underlying understanding of chip design and EDA. So when he delivered his assessment of the industry, I paid attention.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related Blogs
- Charting a Productive New Course for AI in Chip Design
- AI Is Driving a New Frontier in Chip Design
- Design IP Sales Grew 20.2% in 2022 after 19.4% in 2021 and 16.7% in 2020!
- What Does the Future Hold for AI in Chip Design?