When Is a Subsystem Not Like an IP?
August 25, 2014
When is a subsystem not like an IP? I have been asked this question several times and I haven't had a good answer until recently. A change in adoption of one of our tools led me circuitously to a cause, and also to an interesting trend in SoC design. The change is new growth in use of our GenSys tool in the assembly and optimization of subsystems -- particularly ARM and GPU subsystems. Tracing back from that effect to the root cause has taken some detective work. In the process, I gained a better understanding of what makes subsystems more than just "bigger IP."
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related Blogs
- Processor architecture optimization is not a barrier for university researchers
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?
- USB4 Sideband Channel Is Not a Side Business
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
Latest Blogs
- High-Speed Test IO: Addressing High-Performance Data Transmission And Testing Needs For HPC & AI
- HBM4 Elevates AI Training Performance To New Heights
- From Berkeley Lab to Global Standard: RISC-V’s 15-Year Journey
- Trapped By Legacy
- Bringing Silicon Agility to Life with eFPGA and Intel’s 18A Technology