Does Subsystem IP will finally find a market? ARC based sound subsystem IP is on track...
Will the launch of ARC based complete sound system IP by Synopsys ring the bell for the opening of a new IP market segment, the “Subsystem IP”? If you look at the IP market evolution, starting from standard cell libraries and memory compiler offering in the 1990’s, moving to commodity functions like UART or I2C in the late 1990’s to finally come to complexes functions offer in the 2000’s, the long list of standard based PCI, PCIe, USB 2.0, SATA and more, and if you start brainstorming, you will likely think that subsystem IP should be the next step. Your customers, the SoC integrators, have to fill IC with more and more function, the technology make it possible (think 40 or 28nm) and their customer ask for it. But the time to market (TTM) pressure, especially in market like wireless or consumer electronic, is so strong that the design team has to integrate more functions, in a technology more difficult to manage, that the “lego” solution (building a complete system by integrating – not designing- various subsystems) looks very attractive. Then, you think that subsystem IP is the ideal solution!
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related Blogs
- Has IP moved to Subsystem? Will IP-SoC 2011 bring answers?
- Apple Will Nudge Prices Down in 2012: PC Market Will Collapse
- Global semiconductor market will be $313 billion in 2012: SSIA
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design