Do Chips Really Work The First Time?
There’s no longer survey data on respins, but there are certainly a lot of new problems to contend with—and some new ways of looking at those problems.
The industry used to have survey data that showed the number of respins required for a broad swath of designs and the principle causes of those respins. That was a good indicator of where tools or processes needed to be improved. At the time, the data showed that the primary cause of respins was functional errors, and since then EDA vendors have been beefing up tools in that area.
Most of the available data is now 10 years old and new data does not appear to be forthcoming. Perhaps the data is so valuable that it doesn’t get circulated, or perhaps nobody is willing to admit their chips are not perfect the first time around, even though surveys are anonymous.
Related Semiconductor IP
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
- High Speed Ether 2/4/8-Lane 200G/400G/800G PCS
Related Blogs
- The 20-nm eyes have it right first time!
- Do You Really Know RapidIO?
- Do You Really Want Zero Test Costs?
- What NoCs with virtual channels really do for SoCs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?