What NoCs with virtual channels really do for SoCs
Most of us understand the basic concept of a virtual channel: mapping multiple channels of traffic, possibly of mixed priority, to a single physical link. Where priority varies, quality of service (QoS) settings can help ensure higher priority traffic flows unimpeded. SoC designers can capture the benefits of virtual channels inside a chip with network-on-chip (NoC) strategies.
In theory, a NoC structure maintains a low latency while allowing IP blocks to initiate different classes of traffic to various destinations. A priori knowledge about traffic certainly helps design of any network topology. A small SoC with a NoC handling separate traffic classes – real-time, best effort, and mixed – might look like this at the conceptual level:
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related Blogs
- Navigating Integration Challenges for the RISC-V Ecosystem with Networks-on-Chips (NoCs)
- Can you really value SoCs in dollars per square centimeter?
- Can you really value SoCs in dollars per square centimeter? Part Deux
- Semico's SoC hierarchy. What do you do with a platypus SoC?
Latest Blogs
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones
- Rivos and Canonical partner to deliver scalable RISC-V solutions in Data Centers and enable an enterprise-grade Ubuntu experience across Rivos platforms