Is DDR4 a bridge too far?
September 12, 2012
We’ve gone through two decades where the PC market made the rules for technology. The industry faces a question now: Can a new technology go mainstream without the PC?
By now, you’ve certainly read the news from Cadence on their DDR4 IP for TSMC 28nm. They are claiming a PHY implementation that exceeds the data rates specified for DDR-2400, which means things are blazing fast. What’s not talked about much is how the point-to-point interconnect needed for large memory spaces is going to be handled.
To read the full article, click here
Related Semiconductor IP
- DDR4 DFI Synthesizable Transactor
- DDR4 3DS Synthesizable Transactor
- DDR4 Synthesizable Transactor
- DDR4 DFI Verification IP
- DDR4 RCD Memory Model
Related Blogs
- ST-Ericsson (Part 3): Strategy And Outlook
- DDR4 Controller IP, Cadence IP strategy... and Synopsys
- What's it take to design DDR4 into your next SoC? Newly released DFI 3.0 Spec opens the flood gates for DDR4 design
- Dr. Wally Rhines on global semiconductor industry outlook 2013