What's it take to design DDR4 into your next SoC? Newly released DFI 3.0 Spec opens the flood gates for DDR4 design
DDR4 SDRAM probably won’t be appearing until 2013 and probably won’t become the mainstream SDRAM technology until 2015 but the new DFI 3.0 preliminary specification from the DDR PHY Interface (DFI) Technical Group goes a long way towards making it possible for ASIC and SoC chips to incorporate DDR4 memory interfaces into their design now so that they’re ready for the future. The DFI specification defines a standard interface between a memory controller (MC) and a memory PHY and the DFI Technical Group includes representatives from ARM, Cadence, Intel, LSI, Samsung, ST-Ericsson, and Synopsys so you know there’s some weight behind this specification. By defining this standard interface, the DFI spec permits independent development of DDR MCs and PHYs, shown below, which gives SoC and Silicon Realization teams more choice.
To read the full article, click here
Related Semiconductor IP
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- FlexNoC 5 Interconnect IP
- Controller for MIPI Soundwire
- RF I/O Pad Set and Discrete RF ESD Protection Components
- SSTL_15 / SSTL_18 Combo I/O Pad Set
Related Blogs
- How to Augment SoC Development to Conquer Your Design Hurdles
- Take your neural networks to the next level with Arm's Machine Learning Inference Advisor
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- What will it take for FPGAs to become as ubiquitous as processors?
Latest Blogs
- From guesswork to guidance: Mastering processor co-design with Codasip Exploration Framework
- Enabling AI Innovation at The Far Edge
- Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics