What's it take to design DDR4 into your next SoC? Newly released DFI 3.0 Spec opens the flood gates for DDR4 design
DDR4 SDRAM probably won’t be appearing until 2013 and probably won’t become the mainstream SDRAM technology until 2015 but the new DFI 3.0 preliminary specification from the DDR PHY Interface (DFI) Technical Group goes a long way towards making it possible for ASIC and SoC chips to incorporate DDR4 memory interfaces into their design now so that they’re ready for the future. The DFI specification defines a standard interface between a memory controller (MC) and a memory PHY and the DFI Technical Group includes representatives from ARM, Cadence, Intel, LSI, Samsung, ST-Ericsson, and Synopsys so you know there’s some weight behind this specification. By defining this standard interface, the DFI spec permits independent development of DDR MCs and PHYs, shown below, which gives SoC and Silicon Realization teams more choice.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related Blogs
- Take your neural networks to the next level with Arm's Machine Learning Inference Advisor
- What It Will Take to Build a Resilient Automotive Compute Ecosystem
- What will it take for FPGAs to become as ubiquitous as processors?
- Will your multicore SoC hit the memory wall? Will the memory wall hit your SoC? Does it matter?
Latest Blogs
- Embedded Security explained: Post-Quantum Cryptography (PQC) for embedded Systems
- Accreditation Without Compromise: Making eFPGA Assurable for Decades
- Synopsys Delivers First Complete UFS 5.0 and M‑PHY v6.0 IP Solution for Next‑Gen Storage
- World First: Synopsys MACsec IP Receives ISO/PAS 8800 Certification for Automotive and Physical AI Security
- Last-level cache has become a critical SoC design element