D-PHY, M-PHY & C-PHY? First Look at Testing MIPI's Latest PHY
One of the significant advantages of MIPI Alliance standards is the separation of the physical or PHY layer from the protocol layer. This approach contrasts with USB, PCI Express, or SATA, where these layers are specific to a particular protocol, and provides much needed-flexibility to deal with the many sensors and peripheral devices found in a typical mobile device while preserving the core PHY objectives of power conservation with headroom for higher data throughput.
To date, MIPI has published 30 different specifications but it only has two PHY specifications: D-PHY and M-PHY. All the display, camera, RF, storage interfaces, etc. layer on top of just these two PHYs. MIPI sees M-PHY as the high-performance PHY with speeds up to 5.8 Gbps while D-PHY is more for cameras and displays and lower-speed applications.
With low-power operation, high-performance, and flexible protocol support, it would appear that the MIPI canvas is a done deal. But, as with all things in technology, especially mobile technology, it's never that simple. Now MIPI is in the process of releasing a third PHY standard called C-PHY.
Does the world need another MIPI PHY?
To read the full article, click here
Related Semiconductor IP
- MIPI D-PHY TX PHY and DSI controller
- MIPI D-PHY TX & RX + DSI & CSI Controllers
- MIPI D-PHY v2.1 IP Core
- MIPI D-PHY Analog Transceiver IP Core
- MIPI D-PHY
Related Blogs
- "Professor" Aart de Geus gives latest Techonomics lecture on collaboration and System Realization at the Semico Summit in Scottsdale
- Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
- Intel's Wireless ICs Denied Latest Processes
- Synopsys latest acquisitions: ExpertIO (VIP) and Inventure (IP)... Any counter-attack from Cadence?
Latest Blogs
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
- The Coming NPU Population Collapse
- Driving the Future of High-Speed Computing with PCIe 7.0 Innovation