Traditional Cost Reduction Returns At 10nm, says Globalfoundries
October 10, 2013
Although there will not be the normal Moore’s Law 30% transistor cost reduction at 20nm, Globalfoundries reckons the successor node – 10nm – will see a return to the traditional cost curve
“The cost is going up but there are technology optimisations that can be implemented, ”
Subi Kengeri vice president for advanced technology architecture, told the Globalfoundries EMEA Technical Seminar in London on Monday.
At the 20nm node, Globalfoundries gets a 2x raw gate improvement and a 16% logic density benefit over 28nm giving cost savings of 7.5 to 8.5% over 28nm.
To read the full article, click here
Related Semiconductor IP
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- ADPLL 2GHz Clock Generator - GLOBALFOUNDRIES 22FDX
- Wide Range Programmable Integer PLL on GLOBALFOUNDRIES 28SLPE
- Wide Range Programmable Integer PLL on GLOBALFOUNDRIES 130N
Related Blogs
- Is the Cost Reduction Associated with Scaling Over?
- How Much Cost Reduction Will 450mm Wafers Provide
- Want 10nm Wafers? That'll Cost You
- STMicroelectronics to give Globalfoundries a go
Latest Blogs
- Cycuity Partners with SiFive and BAE Systems to Strengthen Microelectronics Design Supply Chain Security
- Cadence Unveils the Industry’s First eUSB2V2 IP Solutions
- Half of the Compute Shipped to Top Hyperscalers in 2025 will be Arm-based
- Industry's First Verification IP for Display Port Automotive Extensions (DP AE)
- IMG DXT GPU: A Game-Changer for Gaming Smartphones