Want 10nm Wafers? That'll Cost You
February 11, 2013
As you know, I've been a bit of a bear about what is happening to wafer costs at 20nm and below. At the Common Platform Technology Forum last week there were a number of people talking about this in presentations and at Harvey Jones's "fireside chat".
At the press lunch I asked about this. There are obviously lots of technical issues to address to get to 10nm and below, and I don't want to underestimate them, but at some point an important question is "at what cost." Historically, with each process generation we have had something like a 50% reduction due to scaling along with a 15% increase in wafer fabrication cost resulting in an overall 35% reduction in cost per transistor.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related Blogs
- No More Cheap Wafers, says Future Horizons
- How Much Cost Reduction Will 450mm Wafers Provide
- Why do we need 450mm wafers?
- Moore's Law good for 14nm, and probably, 10nm: Dr. Wally Rhines
Latest Blogs
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design