According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
March 21, 2012
The launch from Cadence of the PCI Express 3.0 Controller IP was officially done about one year ago, and demonstrated at the June 2011 PCI-SIG Developer's Conference, where Cadence Design IP for PCI Express 3.0 controller IP implemented as a high-performance, dual-mode, 128-bit data-path, x8 PCI Express 3.0 controller configuration was shown, implemented in a customer's ASIC.
The associated Verification IP (VIP), made of Compliance Management System (CMS) which provides interactive, graphical analysis of coverage results, and PureSuite which provides the PCIe associated test cases, clearly demonstrate that the acquisition of Denali has greatly helped Cadence to position on the advanced PCIe IP market, with design IP (Controller) and VIP.
Related Semiconductor IP
- AXI Bridge for PCI Express (PCIe) Gen3 Subsystem
- UltraScale Gen3 Integrated Block for PCI Express (PCIe)
- Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)
- PCI Express GEN-3/SATA3 SERDES PHY - Samsung 28 28FDSOI
- PCI Express GEN-3/Display Port SERDES PHY - Samsung 28 28LPP
Related Blogs
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
- Navigating the Complexity of Address Translation Verification in PCI Express 6.0
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- Apple Will Nudge Prices Down in 2012: PC Market Will Collapse
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?