Between ASIC and microcontroller: It's all about System Realization
I’ve been saving on an article that appeared in EETimes for a couple of weeks because it makes some very cogent points about System Realization, even though it’s not written with System Realization, or SoC Realization, or even Silicon Realization in mind. The article is titled “Bridging the gap between custom ASICs and ARM-based MCUs” and it was written by Mark Saunders, a Senior Product Marketing Manager at Cypress Semiconductor. The article is really about the Cypress Semiconductor PSOC (programmable SoC) family, which consists of devices that look a lot like microcontrollers with analog and digital peripheral configurability. Although the article is really about a Cypress product family, it covers many System Realization topics quite well, which is why we’re covering it here at EDA360 Insider.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- What does Cadence mean when it calls System Realization a "holistic" approach to IC design?
- "Professor" Aart de Geus gives latest Techonomics lecture on collaboration and System Realization at the Semico Summit in Scottsdale
- Sonics Founder Drew Wingard on the state of the art for SoCs, IP, System and SoC Realization
- Oasys or Mirage?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?