Cadence ONFI 4.0 Flash Memory IP Increases Data Access to 800Mtps and Reduces Power Up to 50%
Announcing Availability of ONFI 4.0 IP
Flash memory applications have expanded from USB Flash Drive “sticks” to solid state drives (SSD) and beyond, as designers demand increased non-volatile storage capacity and performance. Designers are also faced with the challenge to reduce system-level power. To meet these needs Cadence is unveiling its Open NAND Flash Interface (ONFI) 4.0 IP, delivering increased data access rates up to 800 MegaTransfers/sec (Mtps) and reducing power consumption more than 50%.
The ONFI 4.0 specification was published in April of 2014 by the Open NAND Flash Interface organization. The standard includes the evolutionary NV-DDR3 interface that utilizes reduced voltage for higher performance and improved power consumption. Performance for NV-DDDR and NV-DDR3 I/O scales to 667Mtps and 800Mtps, and power consumption is reduced to >50%.
To read the full article, click here
Related Semiconductor IP
- ONFi PHY 4.0 (FPHY+MDLL+SDLL Regulator) (Silicon Proven in TSMC 28HPC+)
- Supporting ONFI 5.0, 4.2, 4.1, 4.0 and ONFI 3 - TSMC 3nm
- Supporting ONFI 5.0, 4.2, 4.1, 4.0 and ONFI 3 - TSMC 4nm 4FF/4P
- Supporting ONFI 6.0, 5.0, 4.2, 4.1, 4.0 and ONFI 3 - TSMC 90nm 90G,GT,LP
- Supporting ONFI 6.0, 5.0, 4.2, 4.1, 4.0 and ONFI 3 - TSMC 80nm 80GC,LP_EMF
Related Blogs
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
- High Capacity and High Performance Flash Memory
- UFS 4.0 Explained: How the Latest Flash Storage Standard Propels Our 5G World
- NAND Flash Memory - Key Element For Your Multi-Die Systems Verification - Part 1
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach