Cadence ONFI 4.0 Flash Memory IP Increases Data Access to 800Mtps and Reduces Power Up to 50%
Announcing Availability of ONFI 4.0 IP
Flash memory applications have expanded from USB Flash Drive “sticks” to solid state drives (SSD) and beyond, as designers demand increased non-volatile storage capacity and performance. Designers are also faced with the challenge to reduce system-level power. To meet these needs Cadence is unveiling its Open NAND Flash Interface (ONFI) 4.0 IP, delivering increased data access rates up to 800 MegaTransfers/sec (Mtps) and reducing power consumption more than 50%.
The ONFI 4.0 specification was published in April of 2014 by the Open NAND Flash Interface organization. The standard includes the evolutionary NV-DDR3 interface that utilizes reduced voltage for higher performance and improved power consumption. Performance for NV-DDDR and NV-DDR3 I/O scales to 667Mtps and 800Mtps, and power consumption is reduced to >50%.
Related Semiconductor IP
Related Blogs
- Cadence support for the Open NAND Flash Interface (ONFI) 3.0 controller and PHY IP solution + PCIe Controller IP opening the door for NVM Express support
- High Capacity and High Performance Flash Memory
- How to Verify Complex PIPE Interface Based PHY Designs?
- 4nm 112G-ELR SerDes PHY IP
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?