Accelerated Networking on Arm
The networking industry has witnessed the foundational shift of packet processing from proprietary hardware and software to open architecture including COTS (commercial off-the-shelf). Hardware and open-source software based solutions across hyperscale datacenter to enterprise and edge and wireless networks. To meet the insatiable throughput requirement in networking datapath, there has been a strong push for open-source software based network applications and acceleration libraries running on general purpose CPUs. It is represented by, DPDK, FD.io/VPP, OVS, OpenSSL, Arm RAL, Magma and Snort/Vectorscan.
Arm is deeply involved in these foundational projects to ensure support and optimization for the latest features of the Arm architecture.
Since the introduction of Arm Neoverse, the deployment of networking functions on Arm has accelerated significantly and are now available in servers, DPUs, security appliances and wireless infrastructure. More developers are looking to deploy their networking applications and services onto Arm based platforms to benefit from the leading performance and power efficiency nature of the Arm architecture. A problem that Networking developers face is how to quickly build their networking applications. As well as, existing well-optimized open-source components on Arm and having a quantitative performance target they can expect for a specific set of use cases.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related Blogs
- Microsoft responds to Windows on Arm developers with Build announcement
- The Future of Intelligent and High-performance Storage is Built on Arm
- How audio development platforms can take advantage of accelerated ML processing
- Deep learning inference performance on the Yitian 710
Latest Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- Himax Accelerates Chip Design with Cadence Cerebrus Intelligent Chip Explorer
- LPDDR6: The Next-Generation LPDDR Device Standard and How It Differs from LPDDR5
- MIPI MPHY 6.0: Enabling Next-Generation UFS Performance
- How Does Crocodile Dundee Relate to AI Inference?