RAM IP

Welcome to the ultimate RAM IP hub! Explore our vast directory of RAM IP
All offers in RAM IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 409 RAM IP from 26 vendors (1 - 10)
  • Single Rail SRAM GLOBALFOUNDRIES 22FDX
    • Ultra-low voltage logic designs using adaptive body biasing demand dense SRAM solutions which fully integrate in the ABB aware implementation and sign-off flow of the Racyics® ABX Platform solution.
    • The Racyics® Single Rail SRAM supports ultra-low voltage operation down to 0.55 V where logic designs with Minimum-Energy-Point are implemented.
    Block Diagram -- Single Rail SRAM GLOBALFOUNDRIES 22FDX
  • Dual-Rail SRAM Globalfoundries 22FDX
    • Single port SRAM compiler based on P124 bitcell with Dual-supply-rail architecture
    • Bitcell array supply voltage 0.8V and ULV core interface down to 0.4V enabled with Racyics' ABB
    Block Diagram -- Dual-Rail SRAM Globalfoundries 22FDX
  • Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
    • Silicon proven Single Port SRAM compiler for GF22 FDX - Memory optimized for low power and supports body biasing.
    Block Diagram -- Low Power Memory Compiler -  Single Port SRAM -  GF 22nm FDX
  • MRAM Synthesizable Transactor
    • Supports all the MRAM commands as per the MR2A16A and MR0A08B specifications.
    • Supports Symmetrical high-speed read and write with fast access time.
    • Supports SRAM Compatible timing
    • Supports native non-volatility
    Block Diagram -- MRAM Synthesizable Transactor
  • Ultra Low Power Embedded SRAM - Samsung 28FDSOI
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line – subdividing the array into columns/ rows, banks and local blocks.
    • Configurable mux factor sets column length and overall aspect ratio
    • Bit Line Voltage control eliminates potential low operating voltages issues
    Block Diagram -- Ultra Low Power Embedded SRAM - Samsung 28FDSOI
  • Ultra Low Power Embedded SRAM - TSMC 22ULL
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line – subdividing the array into columns/ rows, banks and local blocks.
    • Configurable mux factor sets column length and overall aspect ratio
    • Bit Line Voltage control eliminates potential low operating voltages issues
    Block Diagram -- Ultra Low Power Embedded SRAM - TSMC 22ULL
  • Ultra Low Voltage Embedded SRAM - TSMC 22ULL
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line Architecture – sub-diving the array into columns/rows, banks and local blocks
    • ‘Smart Assist’ – controls voltage drive to selected bit cells and bit lines in read and write cycles
    • Pre-charge mux sense – read circuit that helps reduce both active and leakage power in the memory array
    Block Diagram -- Ultra Low Voltage Embedded SRAM - TSMC 22ULL
  • Ultra Low Power Embedded SRAM - TSMC 28HPC+
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line – subdividing the array into columns/ rows, banks and local blocks.
    • Configurable mux factor sets column length and overall aspect ratio
    • Bit Line Voltage control eliminates potential low operating voltages issues
    Block Diagram -- Ultra Low Power Embedded SRAM - TSMC 28HPC+
  • Ultra Low Voltage Embedded SRAM - TSMC 28HPC+
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line Architecture – sub-diving the array into columns/rows, banks and local blocks
    • ‘Smart Assist’ – controls voltage drive to selected bit cells and bit lines in read and write cycles
    • Pre-charge mux sense – read circuit that helps reduce both active and leakage power in the memory array
    Block Diagram -- Ultra Low Voltage Embedded SRAM - TSMC 28HPC+
  • Ultra Low Voltage Embedded SRAM - TSMC 40ULP
    • Single port, single voltage rail synchronous SRAM
    • Hierarchical Bit Line Architecture – sub-diving the array into columns/rows, banks and local blocks
    • ‘Smart Assist’ – controls voltage drive to selected bit cells and bit lines in read and write cycles
    • Pre-charge mux sense – read circuit that helps reduce both active and leakage power in the memory array
    Block Diagram -- Ultra Low Voltage Embedded SRAM - TSMC 40ULP
×
Semiconductor IP