Use compression where it's never gone before: A/D and D/A converters
Al Wegener, Samplify Systems LLC
May 12, 2006 (9:23 AM)
Compression is the science of making data representations smaller, in order to decrease the data's bandwidth and storage requirements. Compression applications are everywhere: in computers (WinZip and PKzip), digital still cameras (JPEG), video applications (MPEG), telephone modems (V42.bis), cellular telephones (RPE-LPC, Qualcomm QCELP, GSM/2), and in consumer audio players (MP3, WMA, Real) and video devices (DVD, HDTV). In all of these applications, the benefits of compression were instrumental in bringing new kinds of products and services to market.
Each of the aforementioned applications has adopted one or more compression techniques to reduce the number of bits needed to represent the particular data type. Each compression technique uses a priori knowledge of the statistics of the input data, and the desired quality of the decompressed data, to craft market-specific compression solutions.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Articles
- Interstellar: Fully Partitioned and Efficient Security Monitoring Hardware Near a Processor Core for Protecting Systems against Attacks on Privileged Software
- A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
- A new era of chip-level DRC debug: Fast, scalable and AI-driven
- An Open-Source Approach to Developing a RISC-V Chip with XiangShan and Mulan PSL v2
Latest Articles
- FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant