Use compression where it's never gone before: A/D and D/A converters
Al Wegener, Samplify Systems LLC
May 12, 2006 (9:23 AM)
Compression is the science of making data representations smaller, in order to decrease the data's bandwidth and storage requirements. Compression applications are everywhere: in computers (WinZip and PKzip), digital still cameras (JPEG), video applications (MPEG), telephone modems (V42.bis), cellular telephones (RPE-LPC, Qualcomm QCELP, GSM/2), and in consumer audio players (MP3, WMA, Real) and video devices (DVD, HDTV). In all of these applications, the benefits of compression were instrumental in bringing new kinds of products and services to market.
Each of the aforementioned applications has adopted one or more compression techniques to reduce the number of bits needed to represent the particular data type. Each compression technique uses a priori knowledge of the statistics of the input data, and the desired quality of the decompressed data, to craft market-specific compression solutions.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- VIP for Compute Express Link (CXL)
- HBM4 Controller IP
Related Articles
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- Vorion: A RISC-V GPU with Hardware-Accelerated 3D Gaussian Rendering and Training
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor