A new era of chip-level DRC debug: Fast, scalable and AI-driven
By James Paris and Priyank Jain, Siemens EDA
EETimes | August 20, 2025
Physical verification has reached a turning point. As SoC designs explode in complexity, traditional debug methods are buckling under the weight of modern requirements. Parallel block development, rapid incremental signoff, and massive data volumes have pushed legacy tools far past their breaking point. Calibre Vision AI doesn’t just keep up—it redefines what’s possible, bringing lightning-fast, scalable DRC debug to the heart of tomorrow’s most ambitious chip projects.
Why legacy DRC debug falls short at scale
Physical implementation now unfolds in parallel. Blocks and partitions develop alongside the top-level design, and signoff happens at every stage. This accelerates growth, but it’s a recipe for complexity: advanced nodes unleash not thousands or millions, but billions of DRC violations. When every engineer is buried under cascading ASCII log files and endless manual filtering, finding the true root cause can take days of detective work—and the clock is always ticking.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- DRC debugging challenges in AMS/custom designs at 20 nm
- Co-Design for SOCs -> On-chip support needed for SOC debug
- Co-Design for SOCs -> Designers face chip-level squeeze
- Co-Design for SOCs -> Software debug shifts to forefront of design cycle
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor