Ultra-low-power DSP design
By Lennart Yseboodt, Michael De Nil, Jos Huisken, Mladen Berekovic, Qin Zhao, Frank Bouwens, and Jef Van Meerbergen
August 30, 2007 -- dspdesignline.com
Many emerging applications require extremely low-power DSPs. This article shows how to design such a DSP, using an electrocardiogram application as an example. We show how to achieve low power by tuning the algorithm, processor architecture, and memory system, as well as through clock gating. Throughout the article we present detailed power results to demonstrate the impact of each optimization.
Introduction
A new generation of biomedical monitoring devices is emerging. These applications are typically powered by a tiny battery or an energy scavenger, and have extremely low power budgets. Typical power budgets are around 100 ìW for the whole system, including radio processing, data processing and memories.
To reduce power dissipation of the radio transmitter, system designers often employ feature extraction and/or data compression to reduce the number of bits transmitted. This shifts the power bottleneck from the radio to the data processor, which is the focus of our article. The goal of our work is to create a C-programmable, application-specific DSP optimized for low power. We use a reconfigurable processor from Philips' technology incubator Silicon Hive [4] as starting point.
August 30, 2007 -- dspdesignline.com
Many emerging applications require extremely low-power DSPs. This article shows how to design such a DSP, using an electrocardiogram application as an example. We show how to achieve low power by tuning the algorithm, processor architecture, and memory system, as well as through clock gating. Throughout the article we present detailed power results to demonstrate the impact of each optimization.
Introduction
A new generation of biomedical monitoring devices is emerging. These applications are typically powered by a tiny battery or an energy scavenger, and have extremely low power budgets. Typical power budgets are around 100 ìW for the whole system, including radio processing, data processing and memories.
To reduce power dissipation of the radio transmitter, system designers often employ feature extraction and/or data compression to reduce the number of bits transmitted. This shifts the power bottleneck from the radio to the data processor, which is the focus of our article. The goal of our work is to create a C-programmable, application-specific DSP optimized for low power. We use a reconfigurable processor from Philips' technology incubator Silicon Hive [4] as starting point.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Low Power Design in SoC Using Arm IP
- Achieving Your Low Power Goals with Synopsys Ultra Low Leakage IO
- A Flexible, Low Power, High Performance DSP IP Core for Programmable Systems-on-Chip
- Ultra Low Power Designs Using Asynchronous Design Techniques (Welcome to the World Without Clocks)
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS