Capturing a UART Design in MyHDL & Testing It in an FPGA
André Castelan Prado, Editor, Embarcados
EETimes (9/9/2014 06:05 PM EDT)
The universal asynchronous receiver/transmitter (UART) is an old friend to embedded systems engineers. It's probably the first communications protocol that we learn in college. In this article, we will design our very own UART using MyHDL.
MyHDL is a free, open-source Python library developed by Jan Decaluwe. Its goal is to be a powerful hardware description language. The idea is to apply the new concepts that have appeared in the software industry to hardware design, such as test-driven development, functional tests, and high-level abstraction. The system also generates synthesizable VHDL and Verilog code from the MyHDL design. The idea is to verify everything in Python and then press the "Go" button to generate a VHDL or Verilog representation that can be synthesized and loaded into an FPGA.
To read the full article, click here
Related Semiconductor IP
- UART
- UART to I2C Bridge Controller
- UART Serial Interface Controller
- UART eVC
- UART - Universal Asynchronous Receiver / Transmitter Core
Related Articles
- Low Power Design in SoC Using Arm IP
- AI, and the Real Capacity Crisis in Chip Design
- How to manage changing IP in an evolving SoC design
- Emerging Trends and Challenges in Embedded System Design
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS