Securing UART communication interface in embedded IoT devices
By Harigovind A and Rakshith M B from Infineon Technologies (August 6, 2021)
With the increasing number of high-profile data and privacy breaches in the Internet of Things (IoT) systems, businesses and consumers have a greater awareness of the need for security when buying connected products. Providing best-in-class products or services is no longer enough. Devices that fail to provide adequate security will fail to be able to compete with those that provide end-to-end security.
Many protocols implement security within the standard and are a built-in part of any controller. Embedded devices that connect via universal asynchronous receiver-transmitter (UART), however, are not protected. UART is one of the simplest digital communication interfaces between devices. It’s a no ACK communication protocol that can be read by any device if the baud rate is known.
To prevent data from being read or injected into the system, the communication channel needs to be secured by the systems sending and receiving the data. Thus, even if an intruder gains access to the communication channel with the correct baud rate, the channel will be protected.
To read the full article, click here
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Securing IoT Devices With ARM TrustZone
- MIPI in next generation of AI IoT devices at the edge
- Why Interlaken is a great choice for architecting chip to chip communications in AI chips
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design