Putting power forward
Steve Pimpis, AMP Group
EDN (October 06, 2016)
Introduction
Designers of advanced computing systems are no longer able to consider the power supply as a “black box” that can be plugged in at the end of the project. Giving due consideration to power design at an early stage is essential given the growing complexity of server boards, demands for greater power and efficiency, and the need to plan for multiple product generations. On the other hand, engineers also need flexible power solutions in order to respond to system design changes and adopt a platform approach to the power design, which can help streamline future development. The ability to easily configure, control and monitor power delivery functions is a valuable characteristic enabled by digitally configurable power modules.
Pressure on power design
High-performance computer boards such as data-center servers present increasingly complex routing and component-placement challenges as designers seek to maximize data-processing and storage capabilities in the minimum possible area to comply with the standard rack dimensions. With a mix of advanced processors, ASICs and FPGAs that feature large numbers of I/Os and multiple power domains, the PCB can incorporate 20 layers or more for timing-critical high-speed signal traces and power distribution.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Integrated Low Power Verification Suite: The way forward for SoC use-case Verification
- Market Focus: DSP makers' forward spin on the market
- Putting the D Back into Design for Test
- Comparing Current and Emerging CDMA Forward Link PHYs
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS