How Reusable IP Helps Reduce Product Design Cycles
Richa Dham and Pushek Madaan, Cypress Semiconductor
EETimes (9/25/2013 09:00 AM EDT)
The market success of a product is governed by multiple factors, including when the product is launched, product quality, cost, feature set, and how well the product implements the given features. In such a competitive scenario, each and every aspect of the design cycle is considered for optimization. Reusing IP for product development has long been considered a promising option to deliver on most of these factors. In this column, we extend the concept of reusable IP to system design.
Intellectual property (IP) is a commonly used term in the semiconductor industry, where it is defined as a logic block used as a building block for a silicon design. Before getting into the details of IP use in system design and its advantages, let's discuss the problems an OEM manufacturer faces during product development. OEM manufacturers always work within an extremely tight schedule, because launching a product ahead of a competitor means additional marketshare. Here are some factors that affect the product development cycle and time to market.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- How to manage changing IP in an evolving SoC design
- How to reduce power consumption in CPLD designs with power supply cycling
- How to reduce board management costs, failures, and design time
- How formal verification saves time in digital IP design
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor