FPGA testing for DO-254 compliance
Louie De Luna, Aldec DO-254 program manager
EETimes (5/22/2012 4:10 AM EDT)
The stringent design assurance guideline imposed by DO-254 for custom micro-coded devices like FPGAs present significant verification challenges within the avionics community. As the complexity of the FPGA design increases, so does the verification activities needed to satisfy the verification objectives of DO-254. As defined in the guidance, verification process activities may be satisfied through a combination of methods such as peer reviews, simulation analyses and tests. For design assurance level (DAL) A and B, it is critical that all FPGA pin-level requirements are verified through simulation and hardware tests and evidence of results documented and provided.
This article describes several significant challenges that can be encountered when verifying FPGA pin-level requirements during board level testing under DO-254 guidelines. More importantly, this article proposes a methodology that augments board level testing to overcome these challenges.
To read the full article, click here
Related Semiconductor IP
- ARINC 664 (AFDX) End System DO-254 IP Core
- DO-254 compliant MIL-STD-1553B IP core
- 10/100/1000 Ethernet MAC DO-254 IP Core
- CAN Controller DO-254 IP Core
- CAN FD Controller DO-254 IP Core
Related Articles
- Understand and perform testing for MIPI M-PHY compliance
- Capturing a UART Design in MyHDL & Testing It in an FPGA
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Uncertainty-Guided Live Measurement Sequencing for Fast SAR ADC Linearity Testing
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events