Designing low-power sequential circuits using clock gating
Bhanu Khera and Harsh Garg, Freescale Semiconductor India
embedded.com (January 26, 2014)
With shrinking technologies, rapid multiplication of clock frequencies, and increasing emphasis on power reduction, low-power design is taking on a vital role. Design teams can no longer afford to worry only about isolation on big power domains. With most SoCs containing multiple sequential circuits, every little bit counts, thus making it all the more important to design efficient low power designs. These sequential circuits are predominantly used to design finite state machines (FSMs), clock dividers, and counters in modern day designs.
This article describes an efficient way to design low power sequential circuits with effective clock gating with the help of a multi-stage programmable Johnson counter that can be extended to support a wide range of dividing factors, while consuming lower dynamic power compared to conventional circuits.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Sequential clock gating maximizes power savings at IP level
- How to architect, design, implement, and verify low-power digital integrated circuits
- Designing low-power multiprocessor chips
- Power analysis of clock gating at RTL
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension