Resistive RAM for next-generation nonvolatile memory
Bogdan Govoreanu, imec Leuven
EETimes (3/12/2012 1:25 PM EDT)
Since its introduction in 1988 by Toshiba1, NAND flash nonvolatile memory has undergone an unprecedented growth, becoming one of today’s technology drivers. Although NAND flash memory has scaled to 1x-nm feature sizes, shrinking cell sizes reduce the number of electrons stored on the floating gate. Resistive RAM (RRAM) provides an alternative. In this article, we review the main performance figures of hafnium-oxide (HfO2)-based RRAM cells4 from a scalability perspective, outlining their strengths as well as the main challenges ahead.
A NAND flash nonvolatile memory cell, usually a floating gate transistor, implements the memory function by charge stored on the floating gate. With a charge transfer mechanism onto/from the storage medium that relies on tunneling and a serial (string) architecture, NAND memory features high operating voltages (with associated chip area consumption for the on-chip voltage generation), rather long cell program/erase (P/E) times, and slow read-access times. These drawbacks are, however, compensated for by the very compact array architecture and extremely low energy-consumption-per-bit operation, which eventually enabled fabrication of high-density memory arrays, at low cost and with a chip storage capacity increasing impressively.
To read the full article, click here
Related Semiconductor IP
- ONFI Nand Flash Software Driver
- ONFI 5.0 NAND Flash Controller IP Compliant to JEDEC
- ONFI 4.2 NAND Flash Software Driver
- ONFI 4.2 NAND Flash Controller & PHY IP Compliant to JEDEC
- ONFI 3.2 NAND Flash PHY IP Compliant to JEDEC
Related White Papers
- The benefit of non-volatile memory (NVM) for edge AI
- The Growing Importance of AI Inference and the Implications for Memory Technology
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- Selecting the right Nonvolatile Memory IP: Applications and Alternatives
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity