Addressing MIPI M-PHY connectivity challenges for more efficient testing
Chris Loberg, Tektronix
embedded.com (September 20, 2014)
As the industry moves to adopt the MIPI Alliance's M-PHY standard, designers are encountering some significant challenges related to oscilloscope measurements and, more specifically, probing. These challenges include strict requirements such as bus termination and input return loss, as well as the need to minimize common mode loading on the device under test (DUT) and signal fidelity requirements such as wide bandwidth, low noise, and high sensitivity.
The intent of this article is to provide information that will increase your chances of accurate and repeatable test results to ensure compliance with the standard. We will first review the requirements of the M-PHY standard relevant to oscilloscope probing, discuss the tests required in the M-PHY Physical Layer Conformance Test Suite (CTS), and provide practical examples of M-PHY probing with currently available oscilloscopes and probes.
To read the full article, click here
Related Semiconductor IP
- MIPI M-PHY Type 1 G5 2TX2RX - TSMC N7 1.8V, North/South Poly Orientation
- MIPI M-PHY G5 Type 1 2Tx2Rx - TSMC N6 1.8V, North/South Poly Orientation
- MIPI M-PHY Type 1 G4 2TX2RX - TSMC N5A 1.2V, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 2
- MIPI MPHY G4 Type 1 1TX1RX - TSMC N5 1.2V, North/South Poly Orientation
- MIPI M-PHY G4 Type 1 2Tx2RX - TSMC N5 1.2V, North/South Poly Orientation
Related White Papers
- Understand and perform testing for MIPI M-PHY compliance
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- Shift Left for More Efficient Block Design and Chip Integration
- Making SPI-4.2 Implementations More Efficient: Part 2
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience